数学 Relaxation Technique for the Simulation of VLSI Circuits, J.K. White, 1987.
Relaxation Techniques for the Simulation of VLSI Circuits | SpringerLink,Automated Design Error Debugging of Digital VLSI Circuits | Journal of Electronic Testing,digital logic - Struggling to understand how a JK flip flop can behave contrary to understanding - Electrical Engineering Stack Exchange